INTRODUCTION
During the last several years many time-interval measurement methods and systems were described and discussed in different scientific journals and conference proceedings [1 -4] . Usually, high resolution TIMS (TimeInterval Measurement System) should be characterized by a resolution better than 1 ns, and fortunately, can be realized by modern FPGA (Field Programmable Gate Array) devices [5] [6] .
High resolution TIMS are widely applied. Examples of TIMS with single-stage interpolation implemented in CMOS FPGA devices are systems for life-time of the excited atomic states measurement, systems for clock characterization, systems for quantum cryptography experiments, systems for ultrasonic flow-meters or monitoring systems of time-of-flight mass spectrometer [7, 8] .
Of course, it should be noticed that systems implemented in FPGA devices require relatively much energy. Limiting the total time of measurements by parallelization leads to shortening of the duty cycle and limits the total power consumption [4] .
The measurement system presented in this paper enables the increase of the system resolution that leads to higher precision of the single time-interval measurement.
PRINCIPLE OF TIME-INTERVAL MEASUREMENT
The main task of the measuring system is the registration and collection of time-stamps corresponding to incoming pulses, which appeared at the "START" and "STOP" inputs. The measured time-interval is calculated by using a pair of time-stamps. The system can work in simple Start / Stop mode ABSTRACT This paper describes a time-interval measurement system with increased resolution using multiple taped delay lines. In this timeinterval measurement system, sixteen time-stamps are registered during a single measuring cycle (one shot). It means that the value of the measured time-interval can be interpolated with higher resolution without increasing the number of measurements or the interpolation time. Limiting the total measurement time reduces the energy consumption which is particularly important in battery powered systems.
or in multi-Stop mode. Most of the high resolution TIMS use the measurement method shown in | 49 [1, 4] . In this method the measured time-interval is divided into three parts, which are separately measured: 1) Δt p -the time interval between rising edges of the "STOP" pulse and the nearest period of the clock signal, 2) Δt k -the time interval between rising edges of the "START" pulse and the nearest clock period, 3) Δt N -the integer number N of standard clock periods (Δt N = NT 0 ) which appeared between "START" and "STOP" pulses. The result of time-interval measurement will be given as:
Usually, integer number of clock cycles is counted by two counters of which the first one is incremented by the clock rising edge and the second one is incremented by the clock falling edge. In some cases the number of standard clock period counters can be increased to obtain correct information about Δt N for each tapped delay line (TDL).
Precision of TIMS in practice depends on the resolution of interpolators (type of interpolator and its implementation technology), that measure residual time intervals Δt p , Δt k and standard clock stability (accumulated jitter). In case of small ranges of measured time-intervals (10 ns -10 μs), for example: measurement of small flow or time-of-flight in mass spectrometry, precision does not depend on accumulated jitter [4] . If TDL is used in the design of the interpolator then the value of the single segment delay τ and its deviation (nonlinearity) determine the precision of the time-interval Δt m measurement.
If the interpolator consists of n TDLs, then during the single measurement cycle it is possible to obtain n different results of the Δt m measurement. Such a solution leads straight to an increase of the time-interval measurement resolution. The knowledge of TDLs characteristics such as DNL (Differential Nonlinearity) and INL (Integral Nonlinearity) and use of the quantization-and-nonlinearity-minimization (QNM) method allow to obtain a two-sample ("START" and "STOP") difference histogram with higher resolution [9] .
ARCHITECTURE OF THE TIMS
TIMS as a virtual instrument consists of a hardware unit, flexible software and a computer.
The block diagram of the new TIMS architecture is shown in Figure 2 . The system consists of a group of sixteen TDLs (sixty-four delay elements each) with independent registers, code converter, four clock cycles counters, block of memory, interface and control unit. Such TIMS can be implemented in a single Spartan or Virtex FPGA device.
In case the incoming pulses have different amplitudes, two constant fraction discriminators should be applied accordingly to the both "START" and "STOP" inputs [10] . Application of the constant fraction discriminators decreases the pulse position error and increases the precision of the time-interval measurement.
Multiplying of the clock cycles counter ensures sufficient set-up time during incrementation and the data can be asynchronously read-out from one of the counters and can extend the information about the measurand.
The code converter enables data conversion from the pseudo-thermometric code to the natural binary code. In the presented measurement system a single code converter is applied. Such solution significantly decreases FPGA resources used for implementation, decreases power consumption and increases slightly the total conversion time. Each measurand consists of a main part, which is taken from one of the clock cycles counters and a residual part, which is taken from one of the delay-line registers through the data converter.
Carry chains of CLBs (Configurable Logical Block) are used to TDLs and register implementation as shown in Figure 4 . When using the carry chains for the delay elements implementation, an average resolution for single TDL of approximately 50 ps can be obtained.
Each TDL is placed in a single FPGA column of the CLB. Selection of appropriate delay elements is forced by the UCF (User Constrains File). Calibration of the delay-line elements is possible but not easy. Firstly, the place of the delay-line can be changed by the choice of the proper CLB column. Secondly, in each CLB the proper one of two SLICES can also be chosen. Delay of individual elements can be increased by increasing the input capacity, which is possible by connecting additional elements in the FPGA structure.
MULTI-TAPPED DELAY LINES UNIT
Even if the calibration process of the TDLs runs very precisely which is not always possible, the characteristics of the TDLs will be different. It means that the time-bins in different lines have a different width. The widths of bins for sixteen TDLs obtained using the statistical method [5, 6] are shown in Figure 5 .
However the characteristics of the lines are not identical, the results of the time-interval measurements have a Gaussian statistic, as is shown in Figure 6 .
Assuming that residual time-intervals Δt p , Δt k are interpolated by sixteen independent delay lines and the obtained measurements are not correlated it is possible to improve the system uncertainty by a factor of four. In practice, the interpolators are correlated and further improvement of the measurement uncertainty is possible because of the direct increase in resolution [9] .
TIME-INTERVAL HISTOGRAM CALCULATION
The simplest and the most effective way of time-interval histogram calculation when the multi-tapped-delay-line (MTDL) is being applied is the QNM method [9] . When the TIMS consists of n TDLs then for each time-interval, the time-interval histogram is updated n times. When all TDL characteristics are uncorrelated, the time-interval histogram can be calculated even with n times greater resolution (smaller binsize).
For each time-interval, two time-stamps are being generated by each TDL. The contribution that is added to the timeinterval histogram equals the modified convolution of the timestamp probability-density-functions (PDF). The argument of the first function has been changed in sign [9] .
Let the i -th time-stamp be registered in the i k P , -th quantization step, the j -th time-stamp be registered in the 
When the measurement module consists of n TDLs then for each time-interval, the time-interval histogram in the range . Two exemplary convolutions obtained as the result of time interval measurement between the i -th and j -th pulses registered by the k -th and l -th tapped delay lines; the quantization steps a) differ in width (
  2 1 , t t is updated by the sum of all contributions, so
, , Figure 7 shows the calculation of contributions generated by the k -th and l -th TDLs. The two quantization steps in the kth TDL into which the time-stamp has been registered are different in width (
), so the PDF of this contribution is trapezoidal (Fig. 6a) . The contribution that is generated by the l -th TDL is isometric triangular (Figure 7b ) because the widths of two time-stamps, into which the timeinterval has been registered in this TDL, are equal (
The contributions introduced by these two TDLs differ because of TDL characteristics lack correlation. The area of the rising pattern represents the contribution that is added by the k -th TDL in the range   (Figure 7a ) and analogically the area of the falling pattern is the contribution that is added by the l -th TDL.
Application of the QNM method allows to obtain a timeinterval histogram where the position of the time peak is determined with greater certainty (Figure 8b ) than in the timeinterval histogram shown in Figure 6 . Figure 8a shows timeinterval histograms obtained from four randomly chosen TDLs. The time unit was chosen to be equal to average the value of the quantization step, and the average value of the peak position equals to 0 because the information about the number of periods was removed.
TIME-INTERVAL MEASUREMENT
A series of time-interval measurements was performed to verify the new measurement system. For the test, a single section of a coaxial cable was used as a delay element as shown in Figure 9 .
The results of time-interval measurements obtained during the test are shown in Figure 10 .
Certainty of time-interval determination increases when the number of TDLs increases. Uncertainty of time-interval determination during a single measuring cycle is about 50 ps when the TIMS contains only a single TDL but significantly decreases to several picoseconds when the TIMS contains sixteen TDLs.
ERROR ANALYSIS
The time-to-digital converter, in the system described above, consists of sixteen independent tapped delay lines. The delay of a single segment for each line can be calculated by a statistical method [1] .
If we mark the total number of measurements made in a series by N, the number of data included in the i-th segment by n i,j and the j-th line, then the delay of a single segment for the jth line can be written as: 
where T 0 is the system clock period, M is the number of time channels, and K is the number of tapped delay lines. If all segment delays (within a single tapped delay line) are summed up, and divided by the number of TDL segments, then it is possible to calculate the average segment delay:
By subtracting the width of the i-th segment from the average value, the differential nonlinearity can be calculated as: 
In fact, it is a weighted average value with weights:
Two estimators of variance can be calculated, the internal variance:
and the external variance: Figure 11 . Quantization error as a function of channel width.
Internal and external variances, during the experimental process, can be different. When this occurs, then the larger of them is chosen.
The total uncertainty for the j-th tapped delay line is described by the relation:
The uncertainty of a single time interval measurement was verified using a real time interval measurement system. Results of these investigations are shown in Table 1 .
EXPERIMENTAL RESULTS
This section contains measurement module characteristics, time-stamp histograms for "START" and "STOP" and timeinterval histograms of exemplary time-interval measurements. Figure 12 shows DNLs of four chosen TDLs. It is clearly visible that although the character of all DNLs is similar they are not fully correlated, so each shot appearance time can be determined more precisely than the average resolution of a single TDL. The lack of this correlation can also be confirmed by INL characteristics (Figure 14) . It is not significant and it is not fault that all chosen INL characteristics are positive, actually almost all other INLs are positive, too. The varying components differ enough to be treated as random errors which contribute to average time interval error reduction. Figure 13 can be helpful in explanation of the INLs character. One can observe that first delay segment widths are slightly greater than the average value of all segment widths and that additionally average value is being lowered by the last segment widths. All TDLs INLs (Figure 14) for the last segment approach zero -the INL error is being reset periodically, so the INL error has only a local (standard-clock period) range. It does not matter that almost all time-stamps are overstated. The time-intervals are being calculated as the differences of two consecutive time-stamps, so these overstatements are reduced and do not play any role. Figure 15 and Figure 16 show time-stamp histograms obtained for "START" and "STOP" pulses. It should be noticed that the area of both diagrams is equal to the number of TDLs. Figure 17 shows the time-interval histogram obtained as a difference between "START" and "STOP" measurements. It is worth being noticed that the uncertainty of the time- interval did not increase significantly in comparison to source time-stamp uncertainties. This advantage is achieved mainly by INL reduction, mentioned earlier in this section, while the time-interval is being calculated.
SUMMARY AND CONCLUSIONS
Implementation of the time-interval measuring module in the FPGA devices allows to greatly increase the scale of system integration. Moreover, using the multi-tap delay lines technique enables to significantly increase the system resolution. Application of the QNM method and implementation of the tapped delay lines using the carry path may result in a system resolution of picoseconds. Such a resolution can significantly improve the quality of time-of-flight mass spectrometers, ultrasonic flow-meters and life-time measuring systems.
We also want to point out that application of the programmable logical devices, especially the FPGA devices, increases the flexibility and reliability of the measuring system. 
